


Contents lists available at [SciVerse ScienceDirect](http://www.sciencedirect.com)

Microelectronics Reliability

journal homepage: www.elsevier.com/locate/microrel

Investigation of the effect of temperature during off-state degradation of AlGaIn/GaN High Electron Mobility Transistors

E.A. Douglas^{a,*}, C.Y. Chang^a, B.P. Gila^a, M.R. Holzworth^a, K.S. Jones^a, L. Liu^b, Jinhyung Kim^c, Soohwan Jang^c, G.D. Via^d, F. Ren^b, S.J. Pearton^a^a Department of Materials Science and Engineering, University of Florida, Gainesville, FL 32611, United States^b Department of Chemical Engineering, University of Florida, Gainesville, FL 32611, United States^c Department of Chemical Engineering, Dankook University, Yongin 448-701, Republic of Korea^d US Air Force Research Laboratory, Wright Patterson Air Force Base, OH 45433, United States

ARTICLE INFO

Article history:

Received 11 July 2011

Received in revised form 9 September 2011

Accepted 19 September 2011

Available online xxxxx

ABSTRACT

AlGaIn/GaN High Electron Mobility Transistors were found to exhibit a negative temperature dependence of the critical voltage (V_{CR}) for irreversible device degradation to occur during bias-stressing. At elevated temperatures, devices exhibited similar gate leakage currents before and after biasing to V_{CR} , independent of both stress temperature and critical voltage. Though no crack formation was observed after stress, cross-sectional TEM indicates a breakdown in the oxide interfacial layer due to high reverse gate bias.

© 2011 Elsevier Ltd. All rights reserved.

1. Introduction

AlGaIn/GaN High Electron Mobility Transistors (HEMTs) have attracted interest due to their high performance capabilities. For this technology to become a key component for high frequency and high power applications, there is a need to understand the degradation mechanisms that affect the long-term reliability. Employment of GaN HEMTs for applications such as high power radar systems will require devices to be driven into saturation while being subjected to large-signal RF, resulting in devices experiencing high electric fields and high current densities. For example, Campbell and Dumpka have reported upwards of 40 W of off-state power for single pole double throw GaN on SiC switches with a gate bias of -37 V for source-to-drain spacing of $4\text{ }\mu\text{m}$, similar to the devices studied here [1]. A dc gate bias step stress permits one to isolate the effect of high electric field on the Schottky contact, which has been investigated in detail by several groups [2–15]. However, there has been no study on the interacting effects of temperature and high reverse dc gate bias on the Schottky contact to the author's knowledge.

During a high reverse gate bias step stress, gate leakage current in AlGaIn/GaN HEMTs is seen to steadily increase, until critical voltage (V_{CR}) is reached [2,3,6,9,11,12]. At this point, the gate leakage current sharply increases about 1–2 orders of magnitude. This sharp rise in current has been attributed to the inverse piezoelectric effect [6,11,12]. As the electric field increases, the tensile stress in the AlGaIn layer increases. Added on top of the intrinsic tensile strain, it is believed that at the critical voltage, crystallographic de-

fects form from the excessive mechanical strain, creating both electron traps and increasing electron tunneling through the defect states [4,6,7,12,14–18]. Though our devices exhibit electrical characteristics during and after performing the gate step stress that are similar to previously reported results, the formation of cracks at the gate edge have not been observed in our studies [2,3]. In order to further investigate and understand the degradation mechanisms causing the increase in gate leakage current under high reverse gate bias, this paper reports on the temperature dependence of critical voltage.

2. Experimental

AlGaIn/GaN HEMTs were fabricated on 6H SiC semi-insulating substrate, beginning with a $2.25\text{ }\mu\text{m}$ Fe-doped GaN buffer layer grown on top of an AlN nucleation layer (Fig. 1A). This was followed by 15 nm of $\text{Al}_{0.28}\text{Ga}_{0.72}\text{N}$, capped with 3 nm of unintentionally doped GaN. On-wafer Hall measurements showed a sheet carrier concentration, sheet resistance, and mobility of $1.06 \times 10^{13}\text{ cm}^{-2}$, $310\text{ }\Omega/\text{square}$, and $1900\text{ cm}^2/\text{Vs}$, respectively. An inductively coupled plasma mesa etch of $\sim 1000\text{ }\text{\AA}$ was performed to isolate neighboring devices. Ti/Al/Ni/Au Ohmic metallization was annealed at $850\text{ }^\circ\text{C}$ for 30 s for source/drain contacts. The HEMTs employed a Ni/Au double gate design with a gate width of $150\text{ }\mu\text{m}$, source-to-gate and gate-to-drain distances of $2\text{ }\mu\text{m}$ and were passivated with SiN_x deposited by plasma enhanced chemical vapor deposition (Fig. 1B).

Over twenty identical neighboring HEMTs from a single wafer with a gate length of $0.14\text{ }\mu\text{m}$ were stepped stressed with a HP 4156C semiconductor parameter analyzer from -10 V to -42 V in 1 V increments for 60 s each step in the dark at different

* Corresponding author.

E-mail address: red0001@ufl.edu (E.A. Douglas).

Report Documentation Page				Form Approved OMB No. 0704-0188	
Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.					
1. REPORT DATE SEP 2011		2. REPORT TYPE		3. DATES COVERED 00-00-2011 to 00-00-2011	
4. TITLE AND SUBTITLE Investigation of the effect of temperature during off-state degradation of AlGa_N/Ga_N High Electron Mobility Transistors				5a. CONTRACT NUMBER	
				5b. GRANT NUMBER	
				5c. PROGRAM ELEMENT NUMBER	
6. AUTHOR(S)				5d. PROJECT NUMBER	
				5e. TASK NUMBER	
				5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) University of Florida, Department of Materials Science and Engineering, Gainesville, FL, 32611				8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S)	
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)	
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution unlimited					
13. SUPPLEMENTARY NOTES					
14. ABSTRACT AlGa_N/Ga_N High Electron Mobility Transistors were found to exhibit a negative temperature dependence of the critical voltage (VCRI) for irreversible device degradation to occur during bias-stressing. At elevated temperatures, devices exhibited similar gate leakage currents before and after biasing to VCRI, independent of both stress temperature and critical voltage. Though no crack formation was observed after stress cross-sectional TEM indicates a breakdown in the oxide interfacial layer due to high reverse gate bias.					
15. SUBJECT TERMS					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT Same as Report (SAR)	18. NUMBER OF PAGES 6	19a. NAME OF RESPONSIBLE PERSON
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified			




Fig. 1. (A) Optical microscope image of AlGaIn/GaN HEMT with gate length (L_g) of 0.14 μm . (B) Cross-section diagram of device structure.

temperatures ranging from 24 $^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$. The temperature of the devices was regulated by a heated chuck, with at least two devices stressed at each temperature. Pre-stress electrical characteristics were taken at ambient temperature in order to verify that the selected devices exhibited similar performance. The gate current (I_g), gate-to-drain leakage current (I_{GD}), and gate-to-source leakage current (I_{GS}) were monitored during the stressing. Additionally, gate current in the off-state, I_{GOFF} , was measured after each step with a bias of $V_{DS} = 0.2\text{ V}$ and $V_{GS} = -5\text{ V}$. Drain and gate current–voltage sweeps were measured pre- and post-stress at room temperature. The device was heated to the desired stress temperature before the step-stress was performed, with gate leakage current, drain and gate I -Vs, and extrinsic transconductance being measured at elevated temperatures after each step of the stress test. Both source and drain were held at ground in order to symmetrically stress the gate contact. Furthermore, numerical device simulations (ATLAS/Blaze) were carried out to determine the maximum electric field present in the GaN cap layer at the edge of the gate contact (both source and drain side since the device is symmetrically stressed) when critical voltage is reached.

3. Results and discussion

For all devices, gate leakage current steadily increases as the step-stress is carried out until the critical voltage (V_{CRI}) is reached, upon which permanent degradation of I_g occurs and abruptly increases about an order of magnitude. At room temperature, the HEMTs show a considerable increase (four to five orders of magnitude) in gate leakage current after step-stressing to -42 V (Fig. 2). However, the total gate current increase is less significant after




Fig. 2. Gate current of typical device during off-state step stress at room temperature.

stress at increased temperature (Fig. 3). The increase in I_g after high reverse gate bias has been previously reported and correlated to an increase in drain and source resistance as well as a decrease in saturated drain current, which was also observed in our devices (Fig. 4) [4,6,7,11,12].

The critical voltage of our devices at 24 $^{\circ}\text{C}$ is -30 V . As the temperature of the devices is increased to 150 $^{\circ}\text{C}$, the critical voltage is observed to linearly decrease (Fig. 5). Error bars shown in Fig. 4 indicate the small variations in critical voltage observed across the region of wafer in which the devices were located, likely due to slight variations in epitaxial layers [19]. Due to the fact that V_{CRI} occurs at lower voltages as the temperature increases, the maximum electric field present at the edge of the gate at V_{CRI} also decreases. ATLAS/Blaze electrical simulations indicate that the peak electric field decreases from 3.3 MV/cm at a critical voltage of




Fig. 3. Gate current–voltage characteristics of 0.14 μm gate length HEMT before and after step-stressing at (A) 35 $^{\circ}\text{C}$ and (B) 150 $^{\circ}\text{C}$.




Fig. 4. Drain current–voltage characteristics of a typical device before and after off-state stress test at 24 °C.




Fig. 5. Stress temperature vs. critical voltage of 0.14 μm gate length HEMT, and stress temperature vs. maximum electric field at the edge of the Schottky contact when critical voltage occurs determined by ATLAS/Blaze 2D simulations.

–28 V with a stress temperature of 28 °C to 2.6 MV/cm at a critical voltage of –18 V at 150 °C (Fig. 6). The gate leakage current measured during the step stress of four different devices stressed at four different temperatures ranging from 24 °C to 150 °C (Fig. 7) further illustrate the negative temperature dependence. Previous reports in the literature attribute the sharp rise in I_G at the critical voltage and resulting permanent I_G degradation to the inverse piezoelectric effect [2,6,7,9,11,12,15,20]. However, this result reveals that the breakdown which results in a sharp increase in gate leakage current does not occur at the same electric field, and therefore does not occur at the same piezoelectric induced stress.

Upon closer examination, one can see that the gate leakage current is independent of critical voltage, (Fig. 8). In addition, a linear fit of gate current indicates that there is no change in I_G as a function of stress temperature (Fig. 9) either at the critical voltage or just above critical voltage ($V_{CR1} - 1$ V). Error bars in Figs. 8 and 9 were calculated based on the variations of current measured during the step stress and variations across the region of the wafer in which the devices were located. Devices stressed at room temperature have been reported to display a significant dependence on gate voltage/electric field [2,4,6,7,9,11,12,15,18,20]. Ni/Au metallization schemes for Schottky contacts on GaN have been determined to be thermally unstable above 400 °C, with numerous nickel nitrides reported being formed at temperatures as low as 200 °C [21–23]. Additionally, thermal instability of Ni/Au based

Ohmic contacts have been reported due to Ga out-diffusion and Au inter-diffusion at elevated temperatures [24]. The voltage at which gate leakage current sharply increases (i.e. critical voltage) exhibits a negative temperature dependence with an activation energy of 41.6 meV. The abrupt and permanent gate degradation at elevated temperatures was observed to occur at similar gate leakage currents regardless of critical voltage and stress temperature ($\sim 10^{-7}$ A). Gate leakage currents immediately after critical voltage was reached also displayed similar values at all stress temperatures ($\sim 10^{-6}$ A), indicating similar leakage paths for all stress temperatures.

Pitting and crack formation at the edges of the gate contact have been reported after high reverse gate bias step stress of similar devices [4,6,9,11,12]. However, pitting and cracks do not develop in our devices after gate step stress, though the degradation and electrical signatures are similar to those reported in literature [6,11,12]. Fig. 10 shows the gate leakage current of a typical device during a 60 s step when critical voltage was reached. The sharp increase in gate leakage current does not occur immediately, but displays a time dependence and occurs anywhere from 20 to 40 s after bias is applied. Cross sectional transmission electron microscopy (TEM) of an unstressed device shows an interfacial layer present between the Ni/Au Schottky contact and the GaN cap layer (Fig. 11A). X-ray energy dispersive spectroscopy (EDS), not shown, indicates that this interface is an oxide layer ~ 15 Å thick, though this layer is too thin for accurate resolution of the oxide species. Oxygen has been shown to be a shallow donor in GaN, with the most favorable defect formation of oxygen substituting for N (O_N). Experimental results have indicated a very low activation energy associated with O_N , ~ 34 meV [25–27]. Additionally, GaN easily forms a native oxide, particularly at elevated temperatures [26]. The unintentional oxide interfacial layer present in our devices is due to processing, from not completely removing the native oxide before depositing Ni for the Schottky contact. Holzworth et al. performed laser assisted atom probe tomography on the Ni/AlGaIn interface of an AlGaIn/GaN HEMT and also observed an oxide interfacial layer, indicating that the presence of an oxide interfacial layer is not unique to our devices [28].

Time dependent dielectric breakdown (TDDB) is typically observed when the applied electric field, less than the breakdown electric field, is held for a sufficient amount of time. When an electric field is applied to a dielectric, a net electric dipole moment is induced and results in a total dipole moment in the dielectric, or polarization P . The polarization can be expressed as

$$P = \chi \epsilon_0 E_{ox} \quad (1)$$

where χ is the electric susceptibility, ϵ_0 is the permittivity of free space (5.52×10^{-3} e/V Å), and E_{ox} is the electric field on the dielectric.

$$E_{ox} = V_{ox}/t_{ox} \quad (2)$$

where V_{ox} is the voltage drop across the dielectric and t_{ox} is the thickness of the dielectric layer. The local electric field (E_{loc}) experienced by each dielectric molecule is expressed by

$$E_{loc} = E_{ox} + L(P/\epsilon_0) \quad (3)$$

where L is the Lorentz factor. At breakdown, the resulting current density flowing through the dielectric results in a “localized melt-down,” with the breaking of bonds between atoms as the degradation mechanism for TDDB [29–31]. Following the thermochemical electric field model for TDDB in thin SiO₂ films, one can calculate the ionic displacement due to applied electric field [29,30]. Thermal oxidation of GaN has shown the formation of β -Ga₂O₃, a stable polymorph with a monoclinic structure, and can be assumed to be one possible oxide formed at the interface between the Ni-based Schottky contact and the GaN cap layer for our devices [32–35]. One can




Fig. 6. ALTAS/Blaze 2D simulation of electric field distribution in AlGaIn/GaN HEMTs at -21 V at 423 K.




Fig. 7. Gate current of four AlGaIn/GaN HEMTs step stressed from -10 V to -42 V at 24 °C, 60 °C, 80 °C, and 150 °C.




Fig. 8. Gate current dependence on critical voltage of AlGaIn/GaN HEMTs measured at V_{CRI} .

calculate the total molecular polarizability from the Clausius-Mossotti relation given by,

$$\alpha = \frac{3(\epsilon_r - 1)\epsilon_0}{(\epsilon_r + 2)N_V} \quad (4)$$

where ϵ_r is the relative dielectric constant for Ga_2O_3 (14.2) and N_V is the number of molecules per unit volume ($2.07 \times 10^{22} \text{ cm}^{-3}$) giving a molecular polarizability for Ga_2O_3 of $5.96 \times 10^{-17} \text{ e cm}^2/\text{V}$. The total molecular polarizability is comprised of the ionic and electronic component, in which $\alpha = \alpha^i + \alpha^e$. The ionic bond displacement can then, in turn, be calculated by the ionic component of the induced molecular dipole moment Δp^i , where

$$\Delta p^i = \alpha^i E_{loc} \quad (5)$$

Given a very conservative electric field of 2 MV/cm , which is lower than minimum electric field simulated at critical voltage for a stress temperature of 150 °C, this results in a $\sim 10\%$ increase of the Ga–O bond length. A substantial distortion of the ionic bond can result in significant anharmonic coupling to the lattice, increasing the ability for the strained bond to interact with thermal phonons [29,30]. An increase in the stress temperature can provide enough energy to cause the strained ionic bonds to break and lead to breakdown in the dielectric, which contributes to the negative temperature dependence observed for the critical voltage. Once breakdown in the dielectric occurs, a leakage path for electrons can form.

Lo et al. reported on the stability of Ni on GaN investigated by X-ray photoelectron spectroscopy [13]. After an anneal at 300 °C, they observed a decrease in the O–Ga bonding and an increase in




Fig. 9. Gate current dependence on stress temperature of AlGaIn/GaN HEMTs measured at V_{CRI} and after V_{CRI} ($V_{CRI} - 1$ V).




Fig. 10. Gate leakage current during step stress at 24 °C when V_{CRI} occurs ($V_{DS} = 0$ V, $V_{GS} = -30$ V).

O–Ni bonding through a shift in the Ni 2p and O 1s peak. This indicates that at elevated temperatures Ni will strip oxygen from the native oxide on GaN to create a layer of NiO. It is likely that if oxygen becomes disassociated from Ga during electrical stress because of field induced bond breakage, oxygen will diffuse to form NiO, even at temperatures of 150 °C and lower. Both the intrinsic and piezoelectric induced strain in the GaN cap and AlGaIn layer enhance diffusion. Additionally the thermal expansion coefficients of GaN and Ni are considerably different, $5.59 \times 10^{-6} \text{ K}^{-1}$ and $14.17 \times 10^{-6} \text{ K}^{-1}$, respectively, resulting in an increase of strain at the interface and further aiding diffusion as the stress temperature increases [36,37]. The breakdown of the interfacial oxide layer due to electric field induced bond breakage, enhanced by thermal and strain effects, results in the consumption of oxide observed from cross sectional TEM after off-state stress, (Fig. 11B), as well as the observed negative temperature dependence on breakdown. A comparison of Ni based and Pt based Schottky contacts during high reverse gate bias step stress on AlGaIn/GaN HEMTs was reported by Lo et al. They showed that Pt based Schottky contacts resulted in enhanced stability with no observed breakdown up to -100 V gate step stress, whereas Ni based Schottky contacts showed typical critical voltage breakdown at -55 V [13]. This further reveals that the breakdown occurring at V_{CRI} is dependent upon the reactivity




Fig. 11. Cross-sectional transmission electron microscopy image of (A) unstressed device with interfacial layer present, and (B) device step-stressed to $V_G = -42$ V at 150 °C. Circled region shows oxide consumption due to stress.

of the gate metal, particularly in the presence of disassociated oxygen.

4. Summary and conclusion

High reverse gate bias step-stress from -10 V to -42 V was performed on AlGaIn/GaN HEMTs and resulted in a large increase in gate leakage current, with a sharp one order of magnitude increase in current at the critical voltage. The critical voltage of $0.14 \mu\text{m}$ gate length devices at room temperature was observed to be -30 V. Over 20 devices were step-stressed at temperatures ranging from 25 °C to 150 °C, exhibiting an activation energy of about 42 meV for the critical voltage. As the stress temperature of the devices increased, the critical voltage was found to decrease linearly. This is due to the breakdown of the interfacial oxide layer from electric field induced bond breakage resulting in the consumption of the oxide interface between the Ni/Au Schottky contact and the GaN cap. Disassociation of oxygen from Ga under high electric fields results in diffusion of oxygen to form NiO_x , likely enhanced by thermal and strain effects. Gate leakage current at V_{CRI} was similar ($\sim 10^{-7}$ A) regardless of stress temperature, indicating similar leakage paths for all stress temperatures. Future work will further investigate the interfacial oxide breakdown by performing both step stress and steady state TDDB voltage testing on AlGaIn/GaN HEMTs with unintentional and intentional gate oxides.

Acknowledgement

This work is supported by an AFOSR MURI monitored by Kitt Reinhardt and Gregg Jessen.

References

- [1] Campbell CF, Dumka DC. Wideband high power GaN on SiC SPDT switch MMICs. In: Microwave symposium digest (MTT), 2010 IEEE MTT-S international; 2010.p. 145–48.
- [2] Chang C-Y, Anderson T, Hite J, Lu L, Lo C-F, Chu B-H, et al. Reverse gate bias-induced degradation of AlGaIn/GaN high electron mobility transistors. *J Vacuum Sci Technol B: Microelectron Nanometer Struct* 2010;28:1044–7.
- [3] Chih-Yang C, Douglas EA, Jinhyung K, Liu L, Chien-Fong L, Byung-Hwan C, et al. Electric-field-driven degradation in off-state step-stressed AlGaIn/GaN high-electron mobility transistors. *IEEE Trans Device Mater Reliab* 2011;11:187–93.
- [4] Chowdhury U, Jimenez JL, Lee C, Beam E, Saunier P, Balistreri T, et al. TEM observation of crack- and pit-shaped defects in electrically degraded GaNHEMTs. *IEEE Electron Device Lett* 2008;29:1098–100.
- [5] Coffie R, Chen Y, Smorchkova IP, Heying B, Gambin V, Sutton W, Chou YC, Luo WB, Wojtowicz M, Oki A. Temperature and voltage dependent RF degradation study in Algan/gan HEMTs. In: Reliability physics symposium, 2007. proceedings. 45th annual. IEEE international; 2007. p. 568–69.
- [6] del Alamo JA, Joh J. GaN HEMT reliability. *Microelectron Reliab* 2009;49:1200–6.
- [7] Demirtas S, del Alamo JA. Critical voltage for electrical reliability of GaN high electron mobility transistors on Si substrate. In *Reliab Compd Semiconduct Digest (ROCS)* 2009;2009:53–6.
- [8] Demirtas S, Joh J, del Alamo JA. High voltage degradation of GaN high electron mobility transistors on silicon substrate. *Microelectron Reliab* 2010;50:758–62.
- [9] Joh J, del Alamo JA. Mechanisms for electrical degradation of GaN high-electron mobility transistors. In: Electron devices meeting, 2006. IEDM '06. international; 2006. p. 1–4.
- [10] Joh J, del Alamo JA, Jimenez J. A simple current collapse measurement technique for GaN high-electron mobility transistors. *IEEE Electron Device Lett* 2008;29:665–7.
- [11] Joh JW, del Alamo JA. Critical voltage for electrical degradation of GaN high-electron mobility transistors. *IEEE Electron Device Lett* 2008;29:287–9.
- [12] Joh J, Gao F, Palacios T, del Alamo JA. A model for the critical voltage for electrical degradation of GaN high electron mobility transistors. *Microelectron Reliab* 2010;50:767–73.
- [13] Lo C-F, Liu L, Kang T-S, Davies R, Gila BP, Pearton SJ, et al. Improvement of off-state stress critical voltage by using Pt-gated AlGaIn/GaN high electron mobility transistors. *Electrochem Solid-State Lett* 2011;14:H264–7.
- [14] Meneghesso G, Verzellesi G, Danesin F, Rampazzo F, Zanon F, Tazzoli A, et al. Reliability of GaN high-electron-mobility transistors: state of the art and perspectives. *IEEE Trans Device Mater Reliab* 2008;8:332–43.
- [15] Zaroni E, Danesin F, Meneghini M, Cetronio A, Lanzieri C, Peroni M, et al. Localized damage in AlGaIn/GaN HEMTs induced by reverse-bias testing. *IEEE Electron Device Lett* 2009;30:427–9.
- [16] Ivo P, Glowacki A, Pazirandeh R, Bahat-Treidel E, Lossy R, Wurfl J, Boit C, Trankle G. Influence of GaN cap on robustness of AlGaIn/GaN HEMTs. In: Reliability physics symposium, 2009 IEEE international; 2009. p. 71–5.
- [17] Beechem T, Christensen A, Graham S, Green D. Micro-Raman thermometry in the presence of complex stresses in GaN devices. *J Appl Phys* 2008;103:124501–8.
- [18] Zaroni E, Meneghesso G, Meneghini M, Tazzoli A, Ronchi N, Stocco A, Zanon F, Chini A, Verzellesi G, Cetronio A, Lanzieri C, Peroni M. Long-term stability of gallium nitride high electron mobility transistors: a reliability physics approach. In: Microwave integrated circuits conference, 2009. EuMIC 2009. European; 2009. p. 212–17.
- [19] Jungwoo J, Ling X, del Alamo JA. Gate current degradation mechanisms of GaN high electron mobility transistors. In: Electron devices meeting, 2007. IEDM 2007. IEEE international; 2007. p. 385–88.
- [20] Joh J, del Alamo JA, Langworthy K, Xie S, Zheleva T. Role of stress voltage on structural degradation of GaN high-electron-mobility transistors. *Microelectron Reliab* 2011;51:201–6.
- [21] Guo JD, Pan FM, Feng MS, Guo RJ, Chou PF, Chang CY. Schottky contact and the thermal stability of Ni on n-type GaN. *J Appl Phys* 1996;80:1623–7.
- [22] Miura N, Nanjo T, Suita M, Oishi T, Abe Y, Ozeki T, et al. Thermal annealing effects on Ni/Au based Schottky contacts on n-GaN and AlGaIn/GaN with insertion of high work function metal. *Solid-State Electron* 2004;48:689–95.
- [23] Jung H, Behtash R, Thorpe JR, Riepe K, Bourgeois F, Blanck H, et al. Reliability behavior of GaN HEMTs related to Au diffusion at the Schottky interface. *Phys Status Solidi (c)* 2009;6:S976–9.
- [24] Piazza M, Dua C, Oualli M, Morvan E, Carisetti D, Wyczisk F. Degradation of TiAlNiAu as ohmic contact metal for GaN HEMTs. *Microelectron Reliab* 2009;49:1222–5.
- [25] Gotz W, Johnson NM, Chen C, Liu H, Kuo C, Imler W. Activation energies of Si donors in GaN. *Appl Phys Lett* 1996;68:3144–6.
- [26] Mattila T, Nieminen RM. Ab initio study of oxygen point defects in GaAs, GaN, and AlN. *Phys Rev B* 1996;54:16676.
- [27] Zolper JC, Wilson RG, Pearton SJ, Stall RA. Ca and O ion implantation doping of GaN. *Appl Phys Lett* 1996;68:1945–7.
- [28] Holzworth MR, Rudawski NG, Pearton SJ, Jones KS, Lu L, Kang TS, et al. Characterization of the gate oxide of an AlGaIn/GaN high electron mobility transistor. *Appl Phys Lett* 2011;98 [p. 122103–3].
- [29] McPherson JW, Mogul HC. Underlying physics of the thermochemical E model in describing low-field time-dependent dielectric breakdown in SiO₂ thin films. *J Appl Phys* 1998;84:1513–23.
- [30] McPherson JW, Baglee DA. Acceleration factors for thin gate oxide stressing. In: Reliability physics symposium, 1985. 23rd annual; 1985. p. 1–5.
- [31] Wu EY, Harmon DL, Liang-Kai H. Interrelationship of voltage and temperature dependence of oxide breakdown for ultrathin oxides. *IEEE Electron Device Lett* 2000;21:362–4.
- [32] Wolter SD, Luther BP, Waltemyer DL, Onneby C, Mohny SE, Molnar RJ. X-ray photoelectron spectroscopy and X-ray diffraction study of the thermal oxide on gallium nitride. *Appl Phys Lett* 1997;70:2156–8.
- [33] Kim H, Park S-J, Hwang H. Thermally oxidized GaN film for use as gate insulators. *J Vacuum Sci Technol B: Microelectron Nanometer Struct* 2001;19:579–81.
- [34] Readinger E, Wolter S, Waltemyer D, Delucca J, Mohny S, Prenitzer B, et al. Wet thermal oxidation of GaN. *J Electron Mater* 1999;28:257–60.
- [35] Watkins NJ, Wicks GW, Gao Y. Oxidation study of GaN using X-ray photoemission spectroscopy. *Appl Phys Lett* 1999;75:2602–4.
- [36] Lahreche H, Leroux M, Laugt M, Vaille M, Beaumont B, Gibart P. Buffer free direct growth of GaN on 6H-SiC by metalorganic vapor phase epitaxy. *J Appl Phys* 2000;87:577–83.
- [37] Kollie TG. Measurement of the thermal-expansion coefficient of nickel from 300 to 1000 K and determination of the power-law constants near the Curie temperature. *Phys Rev B* 1977;16:4872.